Unified VLSI systolic array design for LZ data compression
نویسندگان
چکیده
Hardware implementation of data compression algorithms is receiving increasing attention due to exponentially expanding network traffic and digital data storage usage. In this paper, we propose several serial one-dimensional and parallel two-dimensional systolic-arrays for Lempel–Ziv data compression. A VLSI chip implementing our optimal linear array is fabricated and tested. The proposed array architecture is scalable. Also, multiple chips (linear arrays) can be connected in parallel to implement the parallel array structure and provide a proportional speedup.
منابع مشابه
Real-Time VLSI Compression for High-Speed Wireless Local Area Networks
We present a new compact, power-efficient, and scalable VLSI array for the first Lempel-Ziv algorithm to be used in high-speed wireless data communication systems. This is part of a project at the University of Massachusetts to develop reliable and secure high-speed wireless LANs by exploiting novel VLSI technology, communications algorithms and network protocols. For wireless LANs to be seamle...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملAn integrated systolic array design for video compression
This paper presents an integrated systolic array design for implementing full-search block matching, 2-D discrete wavelet transform, and full-search vector quantization on the same VLSI architecture. The above three functions are prime essential but with large amount of computation in video compression. To meet real-time requirement, many systolic arrays are designed for individually performing...
متن کاملUnder Revision for Ieee Transaction on Vlsi Systems Eecient Vlsi for Lempel-ziv Data Compression in Wireless Data Communication Networks
We present a parallel algorithm, architecture, and implementation for eecient Lempel-Ziv-based data compression. The parallel algorithm exhibits a scalable, pa-rameterized, and regular structure and is well suited for VLSI array implementation. Based on our parallel algorithm and systematic design methodologies 12], two semi-systolic array architectures have been developed which are low power a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. VLSI Syst.
دوره 9 شماره
صفحات -
تاریخ انتشار 2001